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I. INTRODUCTION

I
N the past few decades, direct recordings from the cortical area of the brain have enabled scientists to gradually understand and unlock the secrets of neural coding. With the aid of high-density microelectrode arrays, neural activities from a large population of neurons can be observed simultaneously with a spatial resolution down to that of a single cell [1] , [2] . Many experiments in non-human primates [3] - [5] and a pilot clinical trial in a human subject [6] illustrated that control signals directly derived from spiking activities from a population of neurons in the cortical area of the brain can be used to successfully control and manipulate computer devices or robotic limbs. The study in [7] shows that cortical activities from a population of neurons can be used to control even a sophisticated device such as a robotic limb with multiple degrees of freedom. These studies have shown great promise for successful development of practical brain-machine-interface (BMI) systems to restore lost body functions to patients with disorders in the central nervous system such as those suffered because of spinal cord injuries. Practical BMI systems of the future will be portable and may enable the users to control dexterous robotic limbs or their limbs naturally.
Practical BMI systems require the use of neural-recording systems to amplify and digitize the neural signals. To avoid the risk of infection, the recording system should be entirely implanted under the skin while the recorded neural data and the power to operate the implant should be transferred through wireless means [8] . This implantability requirement poses major constraints on the size and total power consumption of the recording system [8] . To record from a large number of cortical neurons, high-channel-count recording systems are needed. Therefore, the area per recording channel must be small such that a high-channel-count recording system can be designed with a small form factor. Furthermore, the power consumption per channel must be minimal such that the total power dissipation of the recording system can be kept within feasible limits. To avoid excessive heat dissipation that may cause cell death in the surrounding tissues, the total power dissipation from the recording system should also be minimal [8] . For battery-operated recording systems, low power consumption could prolong the time between recharges, thus expanding the battery's life to avoid frequent surgeries for battery replacements.
Advances in integrated-circuit (IC) fabrication technologies have enabled engineers to increase the number of recording channels that can be put on a single chip by decreasing the size and power consumption per recording channel, while still significantly improving the recording system's performance. The first recording system reported in [9] contained 32 recording channels and data-reduction circuitry while consuming a total power of 5.4 mW (equivalent to 169 W per channel). Another system reported in [10] contained 100 channels and also included wireless data transmission and power-transfer features. By counting only the power consumption from the recording channels and the analog-to-digital converter, the average power consumption of this system is approximately 140 W/channel. The systems reported in [11] - [14] represent examples of neuralrecording systems with small area and power consumption per channel and thus are feasible for the development of high-performance BMI systems. The system reported in [15] achieved a very low average power consumption of 3.77 W/channel. However, due to its very large area per channel, such a system may not be scalable to a high-channel-count system, and thus is not yet suitable for high-performance BMI systems.
Our goal is to develop an ultra-low-power implantable wireless neural recording system for practical use in neural prosthetic applications. For such applications, low power consumption and small area per recording channel are both very important. In this paper, we present the design and experimental results of an ultra-low-power 32-channel digitally-programmable neural-recording chip for use in such applications. Even though our recording chip is not yet optimized for total chip area, it achieves very small area and very low average power consumption per recording channel. The chip is thus suitable for scaling to include a large number of recording channels in subsequent generations. This paper is organized as follows: In Section II, we discuss the overall architecture of the 32-channel neural recording chip. In Section III, we present the design of the neural amplifier including an adaptive-biasing technique to optimize the total power consumption of the recording chip. In Section IV, we present the design and power-saving techniques in our energy-efficient ADCs, analog multiplexers, and control logic. In Section VI we present both benchtop characterizations of the components of the neural-recording chip and in vivo experimental results obtained wirelessly from the brain of an awake non-human primate. In Section VII, we conclude the paper by summarizing our contributions.
II. OVERALL CHIP ARCHITECTURE Fig. 1 shows the overall architecture of our neural-recording chip. The chip contains a total of 32 recording channels which are grouped into eight 4-channel neural-recording modules. The schematic of one of the 4-channel neural-recording modules is shown in Fig. 2 . Each neural-recording module contains four neural amplifiers, an analog multiplexer, an 8-bit ADC, and a serial-programming interface unit. The outputs from the four neural amplifiers in the neural-recording module are multiplexed to the ADC which digitizes its input signal at a rate of 125 kS/s. Effectively, each neural amplifier's output is sampled and digitized at a rate of 31.25 kS/s. The clock and control signals for the analog multiplexer and the ADC are generated from a centralized control-logic block which we call the Digital Control Unit. The output data from the ADCs are multiplexed to a parity bit generator before being sent to the Digital Control Unit. In the latter unit, the data are packetized and streamed off-chip for further processing. The configuration setting of each recording channel is achieved through the serial-programming interface unit via the programming data and clock pins.
To minimize power consumption of the recording chip, we utilize two power-supply domains. The neural amplifiers and analog multiplexer, requiring larger voltage headroom, operate from a 1.8 V supply voltage. The ADCs and the Digital Control Unit operate from a lower supply voltage of 1 V to save power. An energy-efficient DC-DC converter for light-load applications such as [16] achieves greater than 80% efficiency at our power level and can be included on chip to generate the lower supply voltage. With such conversion efficiencies, the power wasted for generating an extra supply voltage for the Digital Control Unit of our chip is only 10 W. However, in this implementation of our chip, we merely provide two external power-supply voltages. Digital level translators are included to interface between the Digital Control Unit and the control switches in the analog multiplexers. The analog multiplexers also act as DC-level shifters between the neural amplifiers and the ADCs. A bandgap voltage reference circuit is included on chip to generate a temperature-independent 1 V reference for the ADCs and a 0.9 V reference for the mid-rail voltage of the neural amplifiers. The proportional-toabsolute-temperature (PTAT) current generator provides constant-gm biasing to all the subthreshold neural amplifiers and the analog multiplexers in the recording chip [8] .
III. NEURAL-AMPLIFIER DESIGN Fig. 3(a) shows the schematic of the neural amplifier, which consists of three stages: i) a front-end amplifier; ii) a bandpass filter; and iii) a programmable-gain amplifier. The neural amplifier is optimized for recording action potentials (spikes); however, it can be configured to record local field potentials (LFPs) if needed. The front-end amplifier uses a capacitively-coupled configuration to reject DC offset introduced at the electrode- tissue interface along with high-resistance pseudoresistor elements to stabilize its DC operating point [17] . The midband gain of the front-end amplifier is set to 40 dB by capacitive feedback formed by and around the high-gain amplifier . The front-end amplifier provides wide-band amplification from below 1 Hz to greater than 100 kHz, while the passband of the overall neural amplifier is determined by the bandpass filter, which can be chosen for one of the following two settings: i) a spike-recording setting (350 Hz-12 kHz) and ii) an LFP-recording setting ( Hz-300 Hz): Due to the difference in their amplitudes, spikes and LFPs are separated in the frequency domain before each signal type is amplified with programmably different gains [18] . The programmable-gain amplifier in Fig. 3 (c) provides gain that ranges from 9 dB to 26 dB, adjustable in eight unequal steps. As a result, the overall gain of each channel can be adjusted from 49 dB to 66 dB based on a user-provided digital input.
To get clean neural recordings, while keeping the total power consumption of the entire amplifier array small, we utilize an adaptive-biasing scheme as proposed in [19] . In such a scheme, each neural amplifier's input-referred noise, and thus its power consumption, can be individually adjusted to suit the background noise level at its corresponding recording site. As a result, every neural amplifier in the array consumes just sufficient power to obtain clean recordings while the total power consumption of the recording chip is near optimal. Due to the high gain of the front-end amplifier, noise introduced by determines the noise performance of the overall amplification. By adjusting the input-referred noise per unit bandwidth of through changes in its bias current while keeping the bandwidth of the overall neural amplifier constant, we can adjust the input-referred noise of the neural amplifier. The bias current of is controlled by a 4-bit binary current DAC which is represented as the variable current source in Fig. 3 (a). The schematic of the amplifier including its transistor sizing is shown in Fig. 3(b) . The amplifier consists of a folded-cascode operational transconductance amplifier (OTA), formed by -, followed by a class-AB output buffer, formed by -. The transistors -form the bias circuit that helps distribute current in the OTA. The class-AB output buffer helps minimize the output impedance of to ensure that, at every bias current level of the OTA, the bandwidth of the front-end amplifier is much wider than the bandwidth of the bandpass filter such that the bandwidth of the overall neural amplifier is constant and determined by that of the bandpass filter. The folded-cascode OTA is modified from our prior low-power, low-noise OTA presented in [20] which achieves nearly optimal noise efficiency at the fundamental limits. However, to minimize the layout area per recording channel, we replace the source-degeneration resistors in the OTA in [20] with the transistors , and at the expense of reduced noise efficiency. The input-referred noise power per unit bandwidth of , which consists of both thermal and 1/f noise components can be expressed as (1) where is the transconductance of the th transistor in the OTA, is the inverse of the subthreshold slope [8] , is the Boltzmann constant, T is the absolute temperature, is the oxide capacitance per unit area, and and are the technology-dependent 1/f noise coefficients of the pFET and nFET respectively. The factor represents the ratio of the effective transconductance of the OTA and the transconductance of and , and can be approximated as (2) where and represent the source admittance and the Early Effect drain-to-source resistance of the th transistor respectively . Due to the use of cascode transistors and , the factor in (2) has a value close to 1. The noise optimization strategy for this OTA is similar to that described in [20] .
The bandpass filter is designed using a Gm-C bandpass filter topology with switches to configure the recording setting. The recording setting is controlled by the signal ; when , the filter is in a spike-recording setting, and when , the filter is in an LFP-recording setting. The high-frequency cutoff is set by -OTA connected in a unity-gain configuration and . In the spike-recording setting , the switch is closed and the -OTA is biased with a higher bias current, , such that is approximately 12 kHz. Similarly, in the LFP-recording setting , the switch is closed and -OTA is biased with a lower bias current, , such that is approximately 350 Hz. To set the low-frequency cutoff in the spike-recording setting, we use a combination of and the unity-gain connected WLR-OTA [21] . In the LFP-recording setting, however, due to the difficulties of biasing a WLR-OTA at very low bias current to achieve Hz, we simply use a series combination of and to provide a large effective resistance (denoted as ) to set below 1 Hz. The gate voltage of and is set such that is much larger than , where is the transconductance of the WLR-OTA. In the spike-recording setting , the switches and are closed and the WLR-OTA appears in parallel with . Since , the effective resistance dominates, resulting in . The WLR-OTA's bias current is set such that Hz. In the LFP-recording setting , the switches and are open while the switch is closed. The WLR-OTA is disconnected from the signal path and appears in series with through the switch . In this case, the combination of and determines the cutoff frequency . By setting , the effective resistance is very large such that Hz. To operate OTAs at low frequencies, we utilize bump-linearization and source-degeneration techniques described in [21] or in [8] to reduce the of WLR-OTA to achieve a low-frequency cutoff of 300 Hz in the spike-recording setting. However, only the bump-linearization technique is used in the -OTA to achieve a high-frequency cutoff of 350 Hz in the LFP-recording setting. Fig. 3(c) shows the schematic of the programmable-gain amplifier. The gain of the programmable-gain amplifier can be programmed to any of the eight values and is given by , where is the total resistance seen between the negative input terminal of and the node when the switch is closed. The digital decoder ensures that only one of the switches 's can be closed at a given time depending on the decoder's inputs , and . The values of the gain for every combination of , and are tabulated in Table I . The amplifier is designed using a standard two-stage amplifier topology with Miller compensation. The class-AB output buffer, similar to the one used in Fig. 3(b) , is included to drive resistive loads (the feedback resistors) at the output of . 
IV. NEURAL SIGNAL DIGITIZATION
In neural-recording applications, the sampling speed requirement per recording channel is quite modest. Since the amplified neural signal is bandlimited to 12 kHz, we choose a sampling rate per channel in the spike-recording setting of 31.25 kHz, which is slightly higher than the Nyquist frequency. The same sampling rate per channel is also used in the LFP-recording setting to ease the design of our control logic for the ADC. The ADC in each recording module operates at 125 kS/s to digitize the data from all the four amplifiers in the module. We choose to implement an 8-bit successive approximation register (SAR) ADC with a 1-V full-scale voltage due to its good energy efficiency and small area when implemented at 8-bit resolution. With 60 dB of gain from the neural amplifier, the ADC has sufficient resolution: The ADC's quantization noise referred to the input of the neural amplifier is only , where is the voltage corresponding to that between the adjacent digital codes of the ADC. This quantization noise is much less than the input-referred noise of the neural amplifier or noise from neural background activity and from high-impedance electrodes.
A. Analog-to-Digital Converter Design
The schematic of the SAR ADC is shown in Fig. 4(a) . The high-level topology of the ADC is similar to the one presented in [22] . The ADC consists of a comparator, SAR logic, switching network, a capacitor DAC array, and a bootstrapped reference switch. To minimize dynamic power consumption of the ADC, the SAR logic is designed using dynamic logic techniques [23] to minimize internal capacitances. The capacitor DAC array is designed using a split-capacitor approach [24] to reduce the power consumed by the capacitor DAC array. The unit capacitance of the capacitor DAC array in Fig. 4(a) is fF. The clock and control signals of the ADC are derived from an external 10 MHz clock by the Digital Control Unit which are common among all eight ADCs on chip. The timing diagram of the clock and control signals of the ADC is shown in Fig. 4(b) . The clock signal CK is used for controlling the timing operation of the SAR logic, while is used for registering the outputs of the comparator to ensure synchronous operation. The control signals SMP, STRT, EN are used by the SAR logic for sampling the input voltage , initiating the conversion process, and duty cycling the comparator to reduce its static power consumption respectively. 
B. Analog Multiplexer
The outputs from four amplifiers are multiplexed through an analog multiplexer and input to the ADC in the recording module. Since the input voltage range of the ADC is from 0 to V while the DC level of the amplifier's output is at V, the analog multiplexer performs DC level shifting such that the input to the ADC is centered near the midpoint of the ADC's input range (0.5 V). Fig. 5(a) shows the schematic of the analog multiplexer. The core of the analog multiplexer consists of four source-follower drivers, which are formed by the transistors . The source-follower drivers buffer the amplifiers' outputs -to provide low output impedance necessary for driving the input capacitance of the ADC and to perform DC level shifting. Multiplexing of the amplifiers' outputs is achieved through the switcheswhich are controlled by the control signals -respectively. When is high, the switch is closed and is buffered and multiplexed to the input of the ADC. The timing diagram of the control signals is shown in Fig. 5(b) . Note that only one of the switchesis closed at a given time. The duration for which each switch is closed is 1.1 s and suffices to span the ADC's sampling duration (when SMP is high for 1 s). As a result, the ADC's input is driven by only one low-impedance source at any sampling instant of the ADC (at the negative edge of SMP). According to Fig. 5(b) , each source-follower driver only needs to be active when it is driving the input capacitance of the ADC, which is only 1.1 s for the whole 32 s duration of the sampling period. Therefore, to save power, we duty cycle the bias current in the th source-follower driver by its corresponding control signal . A power savings of a factor of 32x is thus achieved compared to the case when all drivers are constantly powered.
V. CONFIGURATION COMMANDS AND OUTGOING DATA PACKET
A. Receiving Configuration Settings
Configuring the 32-channel neural-recording chip is achieved on a module-by-module basis. As shown in Fig. 2 , each recording module contains a dedicated serial-programming interface unit. In each recording channel, the front-end amplifier's bias current for adjusting its input-referred noise, the programmable-gain amplifier's gain, and the recording setting (spike or LFP) are configured with 4-bit, 3-bit, and 1-bit control inputs respectively. The bias currents of comparator's preamplifiers in the ADC can also be controlled by a 3-bit control input for calibrating against process variations. To configure each recording module, the user provides a 56-bit programming packet in the format shown in Fig. 6(a) . The data packet is loaded into a 56-bit shift register on the positive edges of the programming clock. The 56-bit programming data packet consists of a 13-bit header field, an 8-bit module address, and a 35-bit payload field. The header field is a fixed sequence "1111100110101". The module address is an 8-bit binary value that specifies the address (from 1 to possibly 256 modules although we only use 8) of the recording module to be programmed. Once the header field and the module address are recognized by the internal logic, 35 payload bits are latched into storage registers that provide parameter inputs for the recording channels and the comparator's preamplifiers.
B. Outgoing Data Packet
With a 32 s sampling period per channel and no storage mechanism on chip, the data from each recording channel must be transmitted off-chip within the next 32 s. To reduce the number of output wires, the digitized raw data from all 32 recording channels is streamed out in a serial-data format. To provide easy synchronization between the 32-channel neural-recording chip and an external FPGA, the data are packetized into a 320-bit data frame as shown in Fig. 6(b) . A data frame contains two 16-bit recognition sequences and is streamed out serially at 10 Mbps. For error-correction purposes, an even parity bit is appended to each digitized sample to create 9-bit sample data. In Fig. 6(b) , the data frame is divided into two halves with each half containing one 16-bit recognition sequence and sixteen 9-bit samples from 16 recording channels. In Fig. 6(b) , the 9-bit sample chan i[j] represents the sample from the recording module i and channel j respectively. 
VI. EXPERIMENTAL RESULTS
The 32-channel neural recording chip was fabricated in an IBM 0.18 m CMOS (7RF) technology through MOSIS. The micrograph of the chip is shown in Fig. 7 . Excluding the area for I/O pads, the chip has dimensions of 2.1 mm 2.1 mm. Due to the number of I/O pads included for testing purposes, the layout of the whole chip was not optimized for the total chip area. However, the neural amplifier, analog multiplexer, and the ADC were laid out as compactly as possible for further scaling to higher channel counts in subsequent generations. The active areas of the neural amplifier, the analog multiplexer, and the ADC are 0.03 mm , 0.006 mm , and 0.02 mm respectively. The remaining area of the recording module is occupied by the serial programming interface unit and by power-supply decoupling capacitors.
A. Benchtop Testing of the Neural Amplifier
In this section, we describe experimental measurements of our neural amplifier. For frequency-response measurements, swept-sine techniques were used with an input amplitude of 100 V. Fig. 8(a) shows the measured magnitude responses of the neural amplifier in the spike-recording setting for four different gain settings. The lower and upper dB cutoff frequencies were measured to be Hz and kHz respectively, and were constant across different gain settings. Fig. 8(b) shows the magnitude response of the neural amplifier when configured for an LFP-recording setting. At this particular setting, the amplifier exhibits a midband gain of 53.3 dB with dB cutoff frequencies of mHz and Hz. The common-mode-rejection-ratio (CMRR) and the power-supply-rejection-ratio (PSRR) were measured to be 62 dB and 72 dB respectively. Fig. 9 shows the input-referred noise spectral density of the neural amplifier in the spike-recording setting as we increase the front-end amplifier's bias current [ in Fig. 3(a) ]. Notice that 1/f noise can be observed in the passband (350 Hz-12 kHz). This 1/f noise results from making our neural amplifier small for further scaling to higher channel-count systems and is a consequence of our choosing not to implement resistive degeneration as in our lower-noise design [20] . As we increase the front-end amplifier's bias current, the input-referred noise spectral density in the frequency range above 100 Hz decreases as expected. However, at frequencies below 100 Hz, the input-referred noise spectral density is invariant to the front-end amplifier's bias current. At such low frequencies, the noise of the front-end amplifier is no longer the dominant factor as the gain from the front-end amplifier to the output drops significantly due to the filtering effect of the bandpass filter ( Hz). As a result, the noise from the programmable gain amplifier (especially its 1/f noise) becomes the dominant noise source such that the overall noise is independent of the front-end amplifier's bias current.
The total input-referred rms noise of the neural amplifier for different front-end amplifier's bias current levels (including the current from the local bias circuits) is calculated by integrating the corresponding input-referred noise density curve from 10 Hz to 65 kHz. The Noise Efficiency Factor (NEF) [25] is calculated for each front-end amplifier's bias current level. The plot showing the input-referred rms noise and the NEF versus the front-end amplifier's bias current level is shown in Fig. 10 . It is interesting to note that as the front-end amplifier's bias current increases, its input-referred noise decreases as expected, however, at a slower rate than expected from purely thermal-noise considerations alone. As we significantly increase the front-end amplifier's bias current, its thermal noise component decreases and its 1/f noise becomes the limiting component. Our neural amplifier achieves an NEF in the range of 4.4-5.9 which is only slightly higher than our NEF of 2.67 reported in [20] . However, this design is significantly more area efficient than the design in [20] such that the higher NEF represents a good system tradeoff. The input-referred noise spectral density of the neural amplifier in the LFP-recording setting is shown in Fig. 11 . Integrating the input-referred noise spectral density curve from 500 mHz to 3.3 kHz yields a total input-referred noise of 3.14 with a front-end amplifier's bias current of 3.98 A. At this low frequency, 1/f noise of the front-end amplifier dominates the overall input-referred noise of the neural amplifier making our adaptive biasing strategy not useful. Table II summarizes the measured performance of the neural amplifier.
B. Benchtop Testing of the Analog-to-Digital Converter
In this section, we describe experimental characterization of our ADC. Static measurements were performed with a histogram test to obtain integral nonlinearity (INL) and differential nonlinearity (DNL) plots as shown in Fig. 12(a) . A least-squared approximation was used to calculate the INL. Both the INL and DNL of our ADC are within LSB. For dynamic measurements, we input a full-scale (1 ) 1.024-kHz input sine wave and sampled the signal at a rate of 125 kHz. Fast Fourier-Transform (FFT) analysis applied to 31,982 sample points yields a plot of the power-spectral density shown in Fig. 12(b) . The signal-to-noise-and-distortion-ratio (SNDR) is calculated from this plot to be 47.81 dB. The effective number of bits (ENOB) is calculated from the SNDR to be 7.65 bits. The spurious-free dynamic range is 60 dB and is limited by the fifth harmonic. The total power consumption of the ADC from a 1-V supply voltage for this particular measurement is 1.93 W which can be apportioned as follows: 592 nW from the comparator, 1.13 W from the custom SAR logic, and 210 nW from the capacitor DAC array. Note that this power consumption is for converting the output signals from four amplifiers in a recording module. The average power consumption per recording channel of the ADC is only 483 nW. One important figure of merit (FOM) of the ADC that is widely used to compare the ADCs across a wide range of bandwidths and precisions is the energy consumption per quantization level [8] . The FOM can be calculated from the formula , where and are the total power consumption and the sampling frequency of the ADC respectively. The FOM of our ADC is calculated to be 77 fJ per quantization level and is among the most energy-efficient ADCs reported to date especially for its compact 0.02 mm area. The performance summary of our ADC is provided in Table III .
C. Wireless In Vivo Testing of the Neural-Recording Chip in an Awake Behaving Primate
We performed an in vivo biological experiment in a rhesus macaque monkey using our chip. We used our chip as the core of a wireless neural-recording system. Our wireless neural-recording system consisted of a recording unit and a receiver unit. For wireless data transmission, we used the impedance-modulation data-telemetry system described in [26] , which transmits data using an inductive-coupling scheme at a carrier frequency of 25 MHz. The 32-channel neural recording chip (in a QFP80 package) was integrated onto the recording unit on a custom PCB with dimensions of 8.5 cm 9.5 cm. The recording unit also contained a low-power FPGA (IGLOO series, AGL060 from Microsemi) for data selection, power regulators to generate specific supply voltages for different subsystems, a 10-MHz crystal oscillator for system clock generation, the internal unit of the impedance-modulation data telemetry system, and a transmitting RF coil. The receiver unit was constructed on another PCB and housed the external unit of the impedance-modulation data telemetry system and another receiving RF coil. The recording unit was powered by a 3.7 V supply voltage and the receiver unit was powered by a 2.5 V supply voltage from Keithley source meters. The 3.7 V supply voltage of the recording unit was chosen to emulate the nominal output voltage of a rechargeable Li-ion battery, which is normally used for powering implantable electronics [8] . During the experiment, the monkey was seated in an experimental chair, with its head restrained. The recording unit was mounted on a platform placed near a shoulder of the monkey, and eight input channels of the recording unit were wired to Tungsten microwire electrodes (Alpha Omega Co., Alpharetta, GA) with an electrode impedance of approximately 1 M at 1 kHz. The TABLE IV SYSTEM LEVEL PERFORMANCE electrodes were lowered into the brain tissue of the monkey just before the experiment. The FPGA on the recording unit was programmed to select digitized data from eight input channels of the 32-channel neural recording chip. The receiver unit was interfaced with a PC via a USB data acquisition system (XEM3010 from Opal Kelly). Throughout the experiment, the transmitting and receiving coils of the data-telemetry system were placed concentric to each other and spaced approximately 1 cm apart.
Prior to each recording session, configuration commands were sent wirelessly from the PC to the 32-channel neural-recording chip on the recording unit. All 32 amplifiers were configured with a spike-recording setting, with a gain of 60 dB, and a nominal front-end amplifier's bias current of 2.08 A. The power consumption of the 32-channel neural-recording TABLE V  COMPARISON TO OTHER STATE-OF-THE-ART NEURAL RECORDING SYSTEMS chip for this experiment was 325 W. The power consumption of the internal unit of the impedance-modulation wireless data telemetry system was approximately 100 W, while the receiver unit's power consumption was approximately 3.0 mW for a 2.5 Mbps data rate [26] . Fig. 13(a) shows a 1-second long raw neural data from one of the input channels recorded with our system. Fig. 13(b) shows superimposed neural spikes extracted by our chip from 3 channels over a 1-minute period. The performance summary of the neural-recording chip during the wireless recording experiment is shown in Table IV . Table V compares the performance of our design with some designs in the literature that achieve low power consumption and small area per channel. The design in [14] , [29] includes both recording and stimulation features while the design in [27] also included digital signal processing (DSP) and an ultra-wide-band (UWB) transmitter. In Table V , only the recording features that include signal amplification and digitization are compared.
VII. CONCLUSION
We described the operation and measured performance of an ultra-low-power 32-channel neural-recording chip. The chip can amplify and convert neural signals from 32 input channels into 8-bit digital representations and transmit this data off chip in a serial format. An adaptive-biasing technique was utilized in the design of the neural amplifier to help minimize the total power consumption of the overall recording chip. Our neural amplifiers are highly programmable: their gain, recording mode (spike or LFP), and input-referred noise can be digitally programmed to suit the recording environment. Our recording chip was successfully tested in an in vivo wireless recording experiment from a behaving primate while dissipating only 10.1 W/channel. Due to its very small area and power consumption per recording channel, our recording chip is suitable for high-channel-count recording systems.
